

FIG 1A




FIG 1B




FIG. 1C




FIG. 1D




FIG. 2




FIG. 3




FIG. 4A




FIG. 4B





FIG. 5






FIG. 7A

600

```

MacroDefs {
  Do_one_test {
    W normal_timing;
    C { scan_enable = 1; control_inputs = 'control_inputs'; }
    If ( reconfig_signal == many_inputs )
      {
        Shift ( V { si1 = 'si1'; si2 = 'si2'; so1 = 'so1_p'; so2 = 'so2_p'; clk = P; } )
        C { scan_enable = 0; }
        V { func_inputs = 'func_inputs'; func_outputs = 'func_outputs'; } ← 650
      }
    If ( reconfig_signal == few_inputs )
      {
        Shift ( V { si1 = 'si1'; si2 = 'so2'; so1 = 'so1'; } ← 660
              funcIn = 'func_inputs'; funcOut = 'func_outputs_p'; clk = P; ) ← 670
        C { scan_enable = 0; }
      }
    V { clk = P; } ← 680
  }
}

```

FIG. 7B